Limited Carry-Propagate Multiply-Accumulate Unit Design for Reconfigurable Systems
نویسندگان
چکیده
منابع مشابه
Architecture design of a coarse-grain reconfigurable multiply-accumulate unit for data-intensive applications
A run-time reconfigurable multiply-accumulate (MAC) architecture is introduced. It can be easily reconfigured to trade bitwidth for array size (thus maximizing the utilization of available hardware); process signed-magnitude, unsigned or 2’s complement data; make use of part of its structure or adapt its structure based on the specified throughput requirements and the anticipated computational ...
متن کاملDesign of Efficient Reversible Multiply Accumulate (MAC) Unit
The multiplication and accumulation are the vital operations involved in almost all the Digital Signal Processing applications. Consequently, there is a demand for high speed processors having dedicated hardware to enhance the speed with which these multiplications and accumulations are performed. In the present conventional circuits, the multiply accumulate unit multiplies the two operands, ad...
متن کاملLow Power Multiply Accumulate Unit (MAC) for DSP Applications
Wireless Sensor Network (WSN) presents significant challenges for the application of distributed signal processing and distributed control. These systems will challenge us to apply appropriate techniques to construct capable processing units with sensing nodes considering energy constraints. Digital Signal Processing (DSP) is one of the capable processing units, but it is not commonly used in W...
متن کاملOptimal Final Carry Propagate Adder Design for Parallel Multipliers
Based on the ASIC layout level simulation of 7 types of adder structures each of four different sizes, i.e. a total of 28 adders, we propose expressions for the width of each of the three regions of the final Carry Propagate Adder (CPA) to be used in parallel multipliers. We also propose the types of adders to be used in each region that would lead to the optimal performance of the hybrid final...
متن کاملMultiply & Accumulate Unit Using RNS Algorithm & Vedic Mathematics: A Review
High speed execution of arithmetic operations and high degree of precision in real time system are of major concern in any digital signal processing (DSP). Speed of DSP depends on speed of multiplier and algorithm used. In this paper we propose Residue Number System method for fast “carry free” floating point arithmetic operations. Floating Point RNS units have obvious advantages over tradition...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Elektronika ir Elektrotechnika
سال: 2017
ISSN: 2029-5731,1392-1215
DOI: 10.5755/j01.eie.23.2.17997